Contact Us

Shri. O. P. Gupta, IAS





Controller General of Patents, Designs & Trade Marks, Boudhik Sampada Bhawan, Antop Hill, S. M. Road, Mumbai - 400037, India

Shri. B. P. Singh

(Head of Office & Public Grievance Officer)



Semiconductor Integrated Circuits Layout Design Registry, Boudhik Sampada Bhawan, Plot No. 32, Sector-14, Dwarka, New Delhi - 1100075, India

Timing for queries to issues related to registration of applications

3:00 PM to 4.00 PM all working days
Website Policies |  Sitemap |  Feedback |  Terms & Conditions |  Help

Site visits:82966

Last Updated:April 13,2018

Content owned & provided by Semiconductor Integrated Circuits Layout Design Registry (SICLDR)
Government of India