राजस्थान सरकार,
राजस्थान एकीकृत परिपथ अभिन्यास डिजाइन रजिस्ट्री
Government of Rajasthan
The Semiconductor Integrated Circuits Layout Design Registry

निर्णय सं 05/2011 सोमवार दिनांक 03/10/2011
Issue No. 05/2011 Monday DATE:03/10/2011

राजस्थान एकीकृत परिपथ अभिन्यास डिजाइन अधिनियम, 2000 के अंतर्गत विज्ञापन
राजस्थान सरकार, राजस्थान एकीकृत परिपथ अभिन्यास डिजाइन रजिस्ट्री, रजिस्ट्रार कार्यालय,
Published under Semiconductor Integrated Circuits Layout Design Act, 2000 by Government of Rajasthan, Office of the Registrar, Semiconductor Integrated Circuits Layout Design Registry,

संचार और सूचना प्रौद्योगिकी मंत्रालय
Ministry of Communications and Information Technology

सूचना प्रौद्योगिकी विभाग
Department of Information Technology

इलेक्ट्रॉनिक्स निकेतन
Electronics Niketan

6, सीजीओ कॉम्प्लेक्स, नई दिल्ली - 110003
6, CGO Complex, Lodi Road, New Delhi-110003.
Tel:011-24364773, Fax: 011-24365436
अनुक्रमणिका

INDEX

क. आधिकारिक टिप्पणियाँ
A. Official Notes

ख. अर्द्धचालक एकीकृत परिपथ अभिन्यास डिजाइन रजिस्ट्री कार्यालय का अधिकार क्षेत्र
B. Jurisdiction of Office of the Semiconductor Integrated Circuits Layout Design Registry,

ग. स्वीकृति के पश्चात विज्ञापित आवेदन
C. Applications advertised after acceptance

घ. आवेदन में शुरुआत या संशोधन करने की अधिसूचना
D. Notification of correction or amendment of application
INTRODUCTION

The Semiconductor Integrated Circuits Layout-Design Registry has been made operational w.e.f. 1st May 2011 under the Semiconductor Integrated Circuits Layout-Design Act, 2000. In accordance with the provisions under the Act “The Semiconductor Integrated Circuits Layout-Design Journal” is required to be published. This Journal is being published on monthly basis on the 1st working day of the month. All the enquiries related to this Journal or any other information as required should be addressed to the Registrar, Semiconductor Integrated Circuits Layout-Design Registry. Any suggestions and comments are welcome.

(SUNIL ALAG)

REGISTRAR, SEMICONDUCTOR INTEGRATED CIRCUITS LAYOUT-DESIGN REGISTRY
A. Official Notes

The Registry is opened for public dealing from 10 am to 4 pm on all working days.

(SUNIL ALAG)
REGISTRAR, SEMICONDUCTOR INTEGRATED CIRCUITS LAYOUT-DESIGN REGISTRY
The Registry is opened for public dealing from 10 am to 4 pm on all working days.

(SUNIL ALAG)
REGISTRAR, SEMICONDUCTOR INTEGRATED CIRCUITS LAYOUT-DESIGN REGISTRY
Vide Extraordinary Gazette Notification Part II-Section 3-Sub-section (ii) Published by authority No. 219 New Delhi, Monday, March 1, 2004 / Phalguna 11, 1925, the Semiconductor Integrated Circuits Layout-Design Registry (SICLDR) has its head office located in the Department of Information Technology, 6, CGO Complex, Lodhi Road, New Delhi. The territorial limits within which such office of the Semiconductor Integrated Circuits Layout-Design Registry may exercise its functions shall be the whole of India.
C. Applications advertised after acceptance – no application received.
D. Notification of correction or amendment of application - Nil