INDEX

क. आधिकारिक टिप्पणियाँ
   A. Official Notes

ख. अर्थचालक एकीकृत परिपथ अभिन्यास डिजाइन जरनल, नवंबर - जनवरी 2020
   B. Jurisdiction of Office of the Semiconductor Integrated Circuits Layout Design Registry

ग. स्थीरता के पश्चात विज्ञापित आवेदन
   C. Applications advertised after acceptance

घ. आवेदन में शुष्टि या संशोधन करने की अधिकृता
   D. Notification of correction or amendment of application
INTRODUCTION

The Semiconductor Integrated Circuits Layout-Design Registry has been made operational w.e.f. 1st May 2011 under the Semiconductor Integrated Circuits Layout-Design Act, 2000. In accordance with the provisions under the Act “The Semiconductor Integrated Circuits Layout-Design Journal” is required to be published. This Journal is being published on the 2nd working Friday of the month. All the enquiries related to this Journal or any other information as required should be addressed to the Registrar, Semiconductor Integrated Circuits Layout-Design Registry. Any suggestions and comments are welcome.

(O. P. Gupta)
REGISTRAR
All the queries relating to registration of Semiconductor Integrated Circuits Layout Design may be obtained from the Registry between Timing 3:00 PM to 4.00 PM all working days.

(O. P. Gupta)
REGISTRAR
B. Jurisdiction of Office of the Semiconductor Integrated Circuits Layout Design Registry

The Semiconductor Integrated Circuits Layout-Design Registry (SICLDR) has its head office located in the Boudhik Sampada Bhawan, Plot no. 32, Sector – 14, Dwarka, New Delhi-110075. The territorial limits within which such office of the Semiconductor Integrated Circuits Layout-Design Registry may exercise its functions shall be the whole of India.

(O. P. Gupta)
REGISTRAR
ग. स्वीकृति के पश्चात विज्ञापित आवेदन – शून्य*  

C. Applications advertised after acceptance – Nil*
D. Notification of correction or amendment of application - Nil