अनुक्रमणिका

INDEX

क. आधिकारिक टिप्पणियां
A. Official Notes

ख. अर्धचालक एकीकृत परिपथ अभिन्यास डिजाइन रजिस्ट्री कायाधिकार का अधिकार क्षेत्र
B. Jurisdiction of Office of the Semiconductor Integrated Circuits Layout Design Registry

ग. स्वीकृति के पश्चात विज्ञापित आवेदन
C. Applications advertised after acceptance

घ. आवेदन में शुष्कता या संशोधन करने की अधिकृतता
D. Notification of correction or amendment of application
The Semiconductor Integrated Circuits Layout-Design Registry has been made operational w.e.f. 1st May 2011 under the Semiconductor Integrated Circuits Layout-Design Act, 2000. In accordance with the provisions under the Act “The Semiconductor Integrated Circuits Layout-Design Journal” is required to be published. This Journal is being published on monthly basis on the 1st working day of the month. All the enquiries related to this Journal or any other information as required should be addressed to the Registrar, Semiconductor Integrated Circuits Layout-Design Registry. Any suggestions and comments are welcome.

(Yashvir Singh Tanwar)
रजिस्ट्री आम जनता के लिए प्रातः 10.00 बजे से सांयः 4.00 बजे तक हर कार्य दिवस पर खुलेगी।

सक्षम अधिकारी द्वारा अनुमोदन किया गया है कि अर्दभालाक एकीकृत परिपथ अभिव्यक्ति डिजाइन के नियम 10 (3)(4) में संशोधन को भारत के राजपत्र में प्रकाशित किये जाने तक सभी प्रकार की सम्बन्धित शुल्क फीस केवल नगदी में ही स्वीकृत की जाएगी।

(यशव्वीर सिंह तवार)
रजिस्ट्रार, अर्दभालाक एकीकृत परिपथ अभिव्यक्ति डिजाइन रजिस्ट्री

i) The Registry is opened for public dealing from 10 am to 4 pm on all working days.

ii) All fees w.r.t Semiconductor Integrated Circuit Design Registry may be accepted in ‘cash only’ till the notification for amendment of Rule 10(3)(4) is issued. This issues with the approval of competent authority.

(Yashvir Singh Tanwar)
REGISTRAR, SEMICONDUCTOR INTEGRATED CIRCUITS LAYOUT-DESIGN REGISTRY
B. Jurisdiction of Office of the Semiconductor Integrated Circuits Layout Design Registry,

Vide Extraordinary Gazette Notification Part II-Section 3-Sub-section (ii) Published by authority No. 219 New Delhi, Monday, March 1, 2004 / Phalguna 11, 1925, the Semiconductor Integrated Circuits Layout-Design Registry (SICLDR) has its head office located in the Department of Information Technology, 6, CGO Complex, Lodhi Road, New Delhi. The territorial limits within which such office of the Semiconductor Integrated Circuits Layout-Design Registry may exercise its functions shall be the whole of India.

(Yashvir Singh Tanwar)
REGISTRAR, SEMICONDUCTOR INTEGRATED CIRCUITS LAYOUT-DESIGN REGISTRY
C. Applications advertised after acceptance –
No application received from 1st May to 31st May 2014.
D. Notification of correction or amendment of application - Nil