<table>
<thead>
<tr>
<th>निर्गमन सं  26/2013</th>
<th>सोमवार</th>
<th>दिनांक 01/07/2013</th>
</tr>
</thead>
<tbody>
<tr>
<td>Issue No. 26/2013</td>
<td>Monday</td>
<td>DATE: 01/07/2013</td>
</tr>
</tbody>
</table>

**Government of India**

The Semiconductor Integrated Circuits Layout Design Registry

---

Arbazul Akhlaq Paripat Abhinayas Dijai An Janral Julai 2013

Published under Semiconductor Integrated Circuits Layout Design Act, 2000 by Government of India, Office of the Registrar, Semiconductor Integrated Circuits Layout Design Registry, Ministry of Communications and Information Technology, Department of Electronics and Information Technology, Electronics Niketan, 6, CGO Complex, Lodi Road, New Delhi-110003, Tel: 011-24364761, Fax: 011-24364788

---

Edited, Printed and Published by Registrar, Semiconductor Integrated Circuits Layout-Design Registry
अनुक्रमणिका  
INDEX

क. आधिकारिक टिप्पणियाँ  
A. Official Notes

ख. अर्द्धालय एकीकृत परिपथ अभिलेख डिजाइन जेनरल जुलाई 2013  
B. Jurisdiction of Office of the Semiconductor Integrated Circuits Layout Design Registry,

ग. स्वीकृति के पावृत्व विज्ञापित आवेदन  
C. Applications advertised after acceptance

घ. आवेदन में शृंखला या संशोधन करने की अधिकृतता  
D. Notification of correction or amendment of application


INTRODUCTION

The Semiconductor Integrated Circuits Layout-Design Registry has been made operational w.e.f. 1st May 2011 under the Semiconductor Integrated Circuits Layout-Design Act, 2000. In accordance with the provisions under the Act “The Semiconductor Integrated Circuits Layout-Design Journal” is required to be published. This Journal is being published on monthly basis on the 1st working day of the month. All the enquiries related to this Journal or any other information as required should be addressed to the Registrar, Semiconductor Integrated Circuits Layout-Design Registry. Any suggestions and comments are welcome.

(Yashvir Singh Tanwar)
The Registry is opened for public dealing from 10 am to 4 pm on all working days.

All fees w.r.t Semiconductor Integrated Circuited Layout Design Registry may be accepted in ‘cash only’ till the notification for amendment of Rule 10(3)(4) is issued. This issues with the approval of competent authority.

(Yashvir Singh Tanwar)
REGISTRAR, SEMICONDUCTOR INTEGRATED CIRCUITS LAYOUT-DESIGN REGISTRY
Vide Extraordinary Gazette Notification Part II-Section 3-Sub-section (ii) Published by authority No. 219 New Delhi, Monday, March 1, 2004 / Phalgun 11, 1925, the Semiconductor Integrated Circuits Layout-Design Registry (SICLDR) has its head office located in the Department of Information Technology, 6, CGO Complex, Lodhi Road, New Delhi. The territorial limits within which such office of the Semiconductor Integrated Circuits Layout-Design Registry may exercise its functions shall be the whole of India.

(Yashvir Singh Tanwar)

REGISTRAR, SEMICONDUCTOR INTEGRATED CIRCUITS LAYOUT-DESIGN REGISTRY
C. Applications advertised after acceptance –
No application received from 1st June to 30th June 2013.
D. Notification of correction or amendment of application - Nil