Government of India
The Semiconductor Integrated Circuits Layout Design Registry

Published under Semiconductor Integrated Circuits Layout Design Act, 2000
by Government of India, Office of the Registrar, Semiconductor Integrated Circuits Layout Design Registry,

Ministry of Communications and Information Technology
Department of Information Technology
Electronics Niketan
6, CGO Complex, Lodi Road, New Delhi-110003.
Tel: 011-24364773, Fax: 011-24365436
INDEX

A. Official Notes

B. Jurisdiction of Office of the Semiconductor Integrated Circuits Layout Design Registry,

C. Applications accepted in June 2011

D. Notification of correction or amendment of application
INTRODUCTION

The Semiconductor Integrated Circuits Layout-Design Registry has been made operational w.e.f. 1st May 2011 under the Semiconductor Integrated Circuits Layout-Design Act, 2000. In accordance with the provisions under the Act “The Semiconductor Integrated Circuits Layout-Design Journal” is required to be published. This Journal is being published on monthly basis on the 1st working day of the month. All the enquiries related to this Journal or any other information as required should be addressed to the Registrar, Semiconductor Integrated Circuits Layout-Design Registry. Any suggestions and comments are welcomed.
The Registry is opened for public dealing from 10 am to 4 pm on all working days.
ख. अर्द्धचालक एकीकृत परिपथ अभिन्यास डिजाइन रजिस्ट्री कार्यालय का अधिकार क्षेत्र
B. Jurisdiction of Office of the Semiconductor Integrated Circuits Layout Design Registry,

असाधारण भाग- II - खण्ड 3 - उप खण्ड (ii) के जरिए प्राथिकार सं. 219 नई दिल्ली, सोमबार,
मार्च 1, 2004/फाल्गुन 11, 1925, द्वारा प्रकाशित अर्द्धचालक एकीकृत परिपथ अभिन्यास डिजाइन रजिस्ट्री
(एस. आई. एल. डी. आर.) का मुख्य कार्यालय, सूचना प्रौद्योगिकी विभाग, इलेक्ट्रॉनिक्स निकेतन, 6,
सीजीओ कॉम्प्लेक्स, नई दिल्ली - 110003 में स्थित है । इसकी राज्यक्षेत्रीय परिसीमाएं जिसके भीतर
अर्द्धचालक एकीकृत परिपथ अभिन्यास डिजाइन रजिस्ट्री का कार्यालय अपने कृत्य कर सकेगा, सम्पूर्ण
भारत पर है ।

रजिस्ट्रार, अर्द्धचालक एकीकृत परिपथ अभिन्यास डिजाइन रजिस्ट्री

Vide Extraordinary Gazette Notification Part II-Section 3-Sub-section (ii) Published by
authority No. 219 New Delhi, Monday, March 1, 2004 / Phalguna 11, 1925, the Semiconductor
Integrated Circuits Layout-Design Registry (SICLDR) has its head office located in the
Department of Information Technology, 6, CGO Complex, Lodhi Road, New Delhi. The territorial
limits within which such office of the Semiconductor Integrated Circuits Layout-Design Registry
may exercise its functions is the whole of India.

REGISTRAR, SEMICONDUCTOR INTEGRATED CIRCUITS LAYOUT-DESIGN REGISTRY
Applications accepted in June 2011—no application accepted.
D. Notification of correction or amendment of application - Nil