Government of India
The Semiconductor Integrated Circuits Layout Design Registry

Published under Semiconductor Integrated Circuits Layout Design Act, 2000
Government of India, Office of the Registrar, Semiconductor Integrated Circuits Layout Design Registry,
वाणिज्य एवं उद्योग मंत्रालय
Ministry of Commerce and Industry
बौद्धिक संपदा भवन
Boudhik Sampada Bhawan
प्लॉट नं 32, सेक्टर १४, द्वारका, नई दिल्ली 110075
Plot no. 32, Sector – 14, Dwarka, New Delhi-110075.
Tel: 011-25301207, Fax: 011-28034315
अनुक्रमणिका
INDEX

क. आधिकारिक टिप्पणियाँ
A. Official Notes

ख. अर्धचालक एकीकृत परिपथ अभिन्यास डिजाइन रजिस्ट्री कार्यालय का अधिकार क्षेत्र
B. Jurisdiction of Office of the Semiconductor Integrated Circuits Layout Design Registry

ग. स्वीकृति के पश्चात विज्ञापित आवेदन
C. Applications advertised after acceptance

घ. आवेदन में शुरूदिया संशोधन करने की अधिसूचना
D. Notification of correction or amendment of application
INTRODUCTION

The Semiconductor Integrated Circuits Layout-Design Registry has been made operational w.e.f. 1\textsuperscript{st} May 2011 under the Semiconductor Integrated Circuits Layout-Design Act, 2000. In accordance with the provisions under the Act “The Semiconductor Integrated Circuits Layout-Design Journal” is required to be published. This Journal is being published on the 2\textsuperscript{nd} working Friday of the month. All the enquiries related to this Journal or any other information as required should be addressed to the Registrar, Semiconductor Integrated Circuits Layout-Design Registry. Any suggestions and comments are welcome.

(O. P. Gupta)
REGISTRAR
All the queries relating to registration of Semiconductor Integrated Circuits Layout Design may be obtained from the Registry between Timing 3:00 PM to 4.00 PM all working days.

(O. P. Gupta)
REGISTRAR
B. Jurisdiction of Office of the Semiconductor Integrated Circuits Layout Design Registry

The Semiconductor Integrated Circuits Layout-Design Registry (SICLDR) has its head office located in the Boudhik Sampada Bhawan, Plot no. 32, Sector – 14, Dwarka, New Delhi- 110075. The territorial limits within which such office of the Semiconductor Integrated Circuits Layout-Design Registry may exercise its functions shall be the whole of India.

(O. P. Gupta)
REGISTRAR
C. Applications advertised after acceptance – Nil*
A. आवेदन में शुष्कित या संशोधन करने की अध्यूच्चना  - शून्य
D. Notification of correction or amendment of application - Nil