अनुक्रमणिका

INDEX

क. आधिकारिक टिप्पणियां
   A. Official Notes

ख. अधिचालक एकीकृत परिपथ अभिन्नायास डिजाइन जर्नल, अप्रैल 2019
   B. Jurisdiction of Office of the Semiconductor Integrated Circuits Layout Design Registry

ग. अप्लाईकेंड्ड के यंत्रालिपि विज्ञापित आवेदन
   C. Applications advertised after acceptance

घ. आवेदन में शर्तदि या संशोधन करने की अधिकृतता
   D. Notification of correction or amendment of application
The Semiconductor Integrated Circuits Layout Design Registry has been made operational w.e.f. 1<sup>st</sup> May 2011 under the Semiconductor Integrated Circuits Layout-Design Act, 2000. In accordance with the provisions under the Act “The Semiconductor Integrated Circuits Layout-Design Journal” is required to be published. This Journal is being published on the 2<sup>nd</sup> working Friday of the month. All the enquiries related to this Journal or any other information as required should be addressed to the Registrar, Semiconductor Integrated Circuits Layout-Design Registry. Any suggestions and comments are welcome.

(O. P. Gupta)
REGISTRAR
A. Official Notes

All the queries relating to registration of Semiconductor Integrated Circuits Layout Design may be obtained from the Registry between Timing 3:00 PM to 4.00 PM all working days.

(O. P. Gupta)
REGISTRAR
B. Jurisdiction of Office of the Semiconductor Integrated Circuits Layout Design Registry

The Semiconductor Integrated Circuits Layout-Design Registry (SICLDR) has its head office located in the Boudhik Sampada Bhawan, Plot no. 32, Sector – 14, Dwarka, New Delhi-110075. The territorial limits within which such office of the Semiconductor Integrated Circuits Layout-Design Registry may exercise its functions shall be the whole of India.

(O. P. Gupta)
REGISTRAR
C. Applications advertised after acceptance – Nil*

*no application received.
D. Notification of correction or amendment of application - Nil